RETI |
|
| Description: | Return from interrupt |
| Operation: | PC, W, FSR and status = shadow register |
| Flags affected: | all status flags |
| Registers affected: | PC, W, FSR |
| Sources referenced: | - |
| Cycles: | 1 |
| Opcode: | |
| Details: | SX Users Manual page # 114 |
| Microchip PIC syntax: | |
| Notes: | |
RETI - Return from interrupt. The PC, W, STATUS and FSR registers are restored to the values they had when the interrupt occurred. Shadow registers are used to hold these values; the subroutine return address stack is not used. Thus subroutines can be called to a depth of eight levels while interrupts are enabled.
by Loren Blaney via Richard Ottosen
See also:
| file: /Techref/scenix/inst/reti.htm, 2KB, , updated: 2018/11/6 11:50, local time: 2024/11/21 12:58,
18.190.219.178:LOG IN
|
| ©2024 These pages are served without commercial sponsorship. (No popup ads, etc...).Bandwidth abuse increases hosting cost forcing sponsorship or shutdown. This server aggressively defends against automated copying for any reason including offline viewing, duplication, etc... Please respect this requirement and DO NOT RIP THIS SITE. Questions? <A HREF="http://techref.massmind.org/techref/scenix/inst/reti.htm"> SX Embedded Controller Instruction - RETI</A> |
| Did you find what you needed? |
Welcome to massmind.org! |
Welcome to techref.massmind.org! |
.