Searching \ for 'RTCC??' in subject line. ()
Make payments with PayPal - it's fast, free and secure! Help us get a faster server
FAQ page: techref.massmind.org/techref/microchip/ints.htm?key=rtcc
Search entire site for: 'RTCC??'.

Truncated match.
PICList Thread
'RTCC??'
1997\01\26@154355 by pjcesaz1

flavicon
face
Say,
       When RTCC overflows on a PIC16c54 windowed part, does the zero bit get
'set'?  And if it does, must it be manually 'reset' to check for the
next zero of an arithmetic or logical occurance?

-Best Regards & Thanks
spam_OUTpjcesaz1TakeThisOuTspamulkyvm.louisville.edu

1997\01\26@154355 by pjcesaz1

flavicon
face
Say,
       When RTCC overflows on a PIC16c54 windowed part, does the zero bit get
'set'?  And if it does, must it be manually 'reset' to check for the
next zero of an arithmetic or logical occurance?

-Best Regards & Thanks
.....pjcesaz1KILLspamspam@spam@ulkyvm.louisville.edu

1997\01\26@160434 by fastfwd

face
flavicon
face
Peter J. Cesarz <pjcesaz1spamKILLspamulkyvm.louisville.edu> wrote:

> When RTCC overflows on a PIC16c54 windowed part, does the zero bit
> get 'set'?

   No.

> And if it does, must it be manually 'reset' to check for the next
> zero of an arithmetic or logical occurance?

   No, there's never ANY need to manually reset the Zero flag for
   that reason; the instructions that affect the Z flag will either
   set or clear it as appropriate.

   -Andy

=== Andrew Warren - .....fastfwdKILLspamspam.....ix.netcom.com                 ===
=== Fast Forward Engineering - Vista, California          ===
===                                                       ===
=== Did the information in this post help you?  Consider  ===
=== contributing to the PICLIST Fund.  Details are at:    ===
=== http://www.geocities.com/SiliconValley/2499/fund.html ===

1997\01\26@160434 by fastfwd

face
flavicon
face
Peter J. Cesarz <EraseMEpjcesaz1spam_OUTspamTakeThisOuTulkyvm.louisville.edu> wrote:

> When RTCC overflows on a PIC16c54 windowed part, does the zero bit
> get 'set'?

   No.

> And if it does, must it be manually 'reset' to check for the next
> zero of an arithmetic or logical occurance?

   No, there's never ANY need to manually reset the Zero flag for
   that reason; the instructions that affect the Z flag will either
   set or clear it as appropriate.

   -Andy

=== Andrew Warren - fastfwdspamspam_OUTix.netcom.com                 ===
=== Fast Forward Engineering - Vista, California          ===
===                                                       ===
=== Did the information in this post help you?  Consider  ===
=== contributing to the PICLIST Fund.  Details are at:    ===
=== http://www.geocities.com/SiliconValley/2499/fund.html ===

1997\01\27@100647 by eter J. (GEA, 068974 )

flavicon
face
Thanks for the response, Andy.
The PIC16C5X series 'mini-manual' (page 6) states,

"For applications where RTCC needs to be tested for zero without
affecting its count, use of MOVF RTCC,W instruction is recommended.

What have been some of techniques seen to test for zero after getting
the RTCC value into the w register?  Testing each bit for zero could
chew up a lot of processor time and there isn't ONE unique bit that
indicates zero.

I am considering testing for a '1' in the seventh bit such that my
overflow occurs at 128 instead of 255.

Many thanks...and best regards,
Pete

@spam@peter.cesarzKILLspamspamappl.ge.com

{Quote hidden}

1997\01\27@113800 by fastfwd

face
flavicon
face
Cesarz, Peter J. (GEA, 068974 ) <TakeThisOuTPICLISTEraseMEspamspam_OUTMITVMA.MIT.EDU> wrote:

> What have been some of techniques seen to test for zero after
> getting the RTCC value into the w register?  Testing each bit for
> zero could chew up a lot of processor time and there isn't ONE
> unique bit that indicates zero.

   Peter:

   To test for W = 0, do this:

       XORLW  0

   This will set the "Z" fleg if W is equal to 0, or clear it
   otherwise.

> I am considering testing for a '1' in the seventh bit such that my
> overflow occurs at 128 instead of 255.

   That's a much better idea than testing for 0.

   -Andy

=== Andrew Warren - RemoveMEfastfwdspamTakeThisOuTix.netcom.com                 ===
=== Fast Forward Engineering - Vista, California          ===
===                                                       ===
=== Custodian of the PICLIST Fund -- For more info, see:  ===
=== http://www.geocities.com/SiliconValley/2499/fund.html ===

More... (looser matching)
- Last day of these posts
- In 1997 , 1998 only
- Today
- New search...