Searching \ for '[PIC] 18LF6722 SPI Problem' in subject line. ()
Make payments with PayPal - it's fast, free and secure! Help us get a faster server
FAQ page: techref.massmind.org/techref/microchip/ios.htm?key=spi
Search entire site for: '18LF6722 SPI Problem'.

Exact match. Not showing close matches.
PICList Thread
'[PIC] 18LF6722 SPI Problem'
2006\02\10@125056 by Harold Hallikainen

face picon face
I'm running a 6722 SPI in master mode 01. I verify with the ICD-2 that
both CKP and CKE are zero. For most of the transmitted byte, data properly
changes on the positive edge and is stable on the negative edge. HOWEVER,
on the LSB (last transmitted), the bit is properly set up on the positive
edge, but drops to zero on the negative edge (or about 200ns after the
negative edge). This may not be meeting the hold time requirements of the
device we're driving. I find no errata on this device showing this problem
with the MSSP module. Has anyone else experienced this? Is there a
workaround (or should I go to software generated SPI)?

THANKS!

Harold



--
FCC Rules Updated Daily at http://www.hallikainen.com

More... (looser matching)
- Last day of these posts
- In 2006 , 2007 only
- Today
- New search...