When I start autorouter in EAGLE, I keep getting this warning: "Unreachable
SMD-pad at (x, y)", even if this 32 pin QFP package part is alone on the
board. What can I do about it? Thanks, Samo
> When I start autorouter in EAGLE, I keep getting this warning:
"Unreachable
> SMD-pad at (x, y)", even if this 32 pin QFP package part is alone on
the
> board. What can I do about it?
Most likely the autorouter grid setting is too coarse. Try making it half
the pin pitch of the SMD device, although this may make is significantly
slower. I've had some jobs that took a few hours to autoroute due to fine
pitch SMD, but it did a nice job in the end.
By the way, I always use more optimization passes than the default setup
does. With the right parameters in 8 optimization passes you can get a
significant reduction in vias and traces that aren't restricted to
horizontal or vertical.
*****************************************************************
Embed Inc, embedded system specialists in Littleton Massachusetts
(978) 742-9014, http://www.embedinc.com
By the way, I always use more optimization passes than the default setup
does. With the right parameters in 8 optimization passes you can get a
significant reduction in vias and traces that aren't restricted to
horizontal or vertical.
I hadn't thought of that. Are you using one of the cadsoft-provided ctl
files, or are you willing to post what you are using?
part 1 668 bytes content-type:text/plain; (decoded 7bit)
> I hadn't thought of that. Are you using one of the cadsoft-provided ctl
> files, or are you willing to post what you are using?
I didn't know the CTL files were plain text until you asked me to post
one. OK, see attached. This is one I used recently on a two sided board.
I wanted the top to be as much a ground plane as possible, so set a high
cost for it. Note how some of the routing pass is adjusted for finding a
solution - any solution. The remaining optimization passes then try to
improve on the answer by successively reducing the penalty for following
the preferred direction and making vias more expensive.
part 2 2873 bytes content-type:application/octet-stream; (decode)
part 3 279 bytes
*****************************************************************
Embed Inc, embedded system specialists in Littleton Massachusetts
(978) 742-9014, http://www.embedinc.com
Olin Lathrop wrote:
>
> > When I start autorouter in EAGLE, I keep getting this warning:
> Most likely the autorouter grid setting is too coarse. Try making it half
> the pin pitch of the SMD device, although this may make is significantly
> slower. I've had some jobs that took a few hours to autoroute due to fine
> pitch SMD, but it did a nice job in the end.
Olin, you sound skilled with Eagle, any idea
how to get covered (masked) vias? :o)
-Roman
-- http://www.piclist.com hint: PICList Posts must start with ONE topic:
[PIC]:,[SX]:,[AVR]: ->uP ONLY! [EE]:,[OT]: ->Other [BUY]:,[AD]: ->Ads
Olin Lathrop wrote:
>
> > Olin, you sound skilled with Eagle, any idea
> > how to get covered (masked) vias? :o)
>
> I don't have it in front of me right now, but in the DRC options (I think)
> there is an option that sets what size vias get covered with solder mask.
Thanks Olin, I checked options>set>DRC but
still couldn't find it. Maybe my version of
Eagle is too old??
-Roman
-- http://www.piclist.com hint: PICList Posts must start with ONE topic:
[PIC]:,[SX]:,[AVR]: ->uP ONLY! [EE]:,[OT]: ->Other [BUY]:,[AD]: ->Ads
> Olin Lathrop wrote:
> >
> > > Olin, you sound skilled with Eagle, any idea
> > > how to get covered (masked) vias? :o)
> >
> > I don't have it in front of me right now, but in the DRC options (I think)
> > there is an option that sets what size vias get covered with solder mask.
>
> Thanks Olin, I checked options>set>DRC but
> still couldn't find it. Maybe my version of
> Eagle is too old??
> -Roman
>
> --
> http://www.piclist.com hint: PICList Posts must start with ONE topic:
> [PIC]:,[SX]:,[AVR]: ->uP ONLY! [EE]:,[OT]: ->Other [BUY]:,[AD]: ->Ads
> Thanks Olin, I checked options>set>DRC but
> still couldn't find it. Maybe my version of
> Eagle is too old??
I am using the current version of Eagle (version 4).
I just fired up Eagle and checked. Go to a board layout and run TOOLS >
DRC. This brings up an applet window with 9 tabs. The second tab from the
right is labeled MASKS. In it is a parameter called LIMIT. This can be
used to adjust the maximum size of vias that will be covered by solder mask.
*****************************************************************
Embed Inc, embedded system specialists in Littleton Massachusetts
(978) 742-9014, http://www.embedinc.com
-- http://www.piclist.com hint: PICList Posts must start with ONE topic:
[PIC]:,[SX]:,[AVR]: ->uP ONLY! [EE]:,[OT]: ->Other [BUY]:,[AD]: ->Ads
Olin Lathrop wrote:
>
> > Thanks Olin, I checked options>set>DRC but
> > still couldn't find it. Maybe my version of
> > Eagle is too old??
>
> I am using the current version of Eagle (version 4).
>
> I just fired up Eagle and checked. Go to a board layout and run TOOLS >
> DRC. This brings up an applet window with 9 tabs. The second tab from the
> right is labeled MASKS. In it is a parameter called LIMIT. This can be
> used to adjust the maximum size of vias that will be covered by solder mask.
Olin Lathrop wrote:
>
> > Thanks Olin, I checked options>set>DRC but
> > still couldn't find it. Maybe my version of
> > Eagle is too old??
>
> I am using the current version of Eagle (version 4).
>
> I just fired up Eagle and checked. Go to a board layout and run TOOLS >
> DRC. This brings up an applet window with 9 tabs. The second tab from the
> right is labeled MASKS. In it is a parameter called LIMIT. This can be
> used to adjust the maximum size of vias that will be covered by solder mask.
Thank you Olin and David, I checked in Eagle
3.55 and it took a while to find, it's under
options->set->mask->set_stop_limit
which is not intuitive at all, my major gripe
with Eagle. It's a PITA to use unless I suppose
you've been using it since the text command days
and know what all the obscure commands mean.
Vias are covered now, thank you everyone. :o)
-Roman
Thank you Olin and David, I checked in Eagle 3.55 and it took a
while to find ... which is not intuitive at all, my major gripe
with Eagle. It's a PITA to use unless I suppose you've been using
it since the text command days and know what all the obscure
commands mean.
Roman: you should try Eagle 4.x; I had similar complaints against
3.55 when I briefly tried it, but 4.x was MUCH better - many of
the things that used to be obscure commands now have GUI menus and
the default setup makes libary searching much easier, for instance.
What's the issue with covering/not covering vias? Is it just whether you
want to use the via as a test point or not? Why would Eagle make it so that
there is a fixed size to transition from covered to not covered?
Is there any way to get a negative image of a pcb in Eagle? What I mean is
if the bottom layer tracks are blue, can I negative the image so that
everything else would be blue and the tracks transparent?
> Hi Justin,
>
> AFAIK, you cannot do it in Eagle, but you can do it through the Printer
> settings. Goto Printer->Properties->Graphics and select 'Print as negative
> image.'
>
> I am not sure if there are other way, perhaps you should send a mail to
the
> Eagle user chat or Eagle support newsgroup.
>
> The bad thing about doing the settings through the Printers properties, (
> which I think you already know of ) is that if your circuit size is less
> than a size of the paper defined, then the remaining part will also be
> printed with black. To reduce the wastage, you can actually, define a
custom
> size paper. But they will still have a minimum range.
>
> Good Luck.
>
>
> {Original Message removed}
mitvma.mit.edu
