please dont rip this site 
     Task State Segment (TSS) for a 486

31                     16 15         <- bits     0
+------------------------+------------------------+
|  0000 0000 0000 0000   |       BACK LINK        |   0 (TSS base)
|                      ESP0                       |   4
|  0000 0000 0000 0000   |          SS0           |   8
|                      ESP1                       |   C
|  0000 0000 0000 0000   |          SS1           |  10
|                      ESP2                       |  14
|  0000 0000 0000 0000   |          SS2           |  18
|                       CR3                       |  1C
|                       EIP                       |  20
|                     EFLAGS                      |  24
|                       EAX                       |  28
|                       ECX                       |  2C
|                       EDX                       |  30
|                       EBX                       |  34
|                       ESP                       |  38
|                       EBP                       |  3C
|                       ESI                       |  40
|                       EDI                       |  44
|  0000 0000 0000 0000   |            ES          |  48
|  0000 0000 0000 0000   |            CS          |  4C
|  0000 0000 0000 0000   |            SS          |  50
|  0000 0000 0000 0000   |            DS          |  54
|  0000 0000 0000 0000   |            FS          |  58
|  0000 0000 0000 0000   |            GS          |  5C
|  0000 0000 0000 0000   |           LDT          |  60
|  BIT_MAP_OFFSET(15:0)  |  0000 0000 0000 000  |T|  64   T= debug trap bit
+------------------------+------------------------+
|  Available                                      |
|               SYSTEM STATUS, ETC.               |
\\                                               \\
\\                      ...                      \\
|                                                 |
+------------------------+------------------------+
|31       24|23        16|15         8|7         0|  BIT_MAP_OFFSET
|63       56|55        48|47        40|39       32|  BIT_MAP_OFFSET + 4
|95       88|87        80|79        72|71       64|  BIT_MAP_OFFSET + 8
\\                      ...                      \\  etc.
\\                                               \\
|65471      |            |            |      65440|  BIT_MAP_OFFSET + 1FF4
|65503      |            |            |      65472|  BIT_MAP_OFFSET + 1FF8
|65535      |            |            |      65504|  BIT_MAP_OFFSET + 1FFC
+-----------+------------+------------|    "FFh"  |  BIT_MAP_OFFSET + 2000
                                      +-----------+

Notes:
1.  ESP0-3, and SS0-3  are the stacks for CPL 0,1 and 2
2.  BIT_MAP_OFFSET must be <= DFFFh
3.  The I/O Permission bitmap uses one bit per I/O port address and
    may be truncated using the TSS limit in the TSS Register.
4.  The backlink is a pointer to the previous TSS.  It is used when
    a CALL or INT instruction causes a task switch.
file: /Techref/intel/80486/tss.htm, 3KB, , updated: 2000/2/16 12:35, local time: 2024/12/27 06:42,
TOP NEW HELP FIND: 
3.135.247.237:LOG IN
 ©2024 These pages are served without commercial sponsorship. (No popup ads, etc...).Bandwidth abuse increases hosting cost forcing sponsorship or shutdown. This server aggressively defends against automated copying for any reason including offline viewing, duplication, etc... Please respect this requirement and DO NOT RIP THIS SITE. Questions?
Please DO link to this page! Digg it! / MAKE!

<A HREF="http://techref.massmind.org/Techref/intel/80486/tss.htm"> intel 80486 tss</A>
After you find an appropriate page, you are invited to your to this massmind site! (posts will be visible only to you before review) Just type a nice message (short messages are blocked as spam) in the box and press the Post button. (HTML welcomed, but not the <A tag: Instead, use the link box to link to another page. A tutorial is available Members can login to post directly, become page editors, and be credited for their posts.


Link? Put it here: 
if you want a response, please enter your email address: 
Attn spammers: All posts are reviewed before being made visible to anyone other than the poster.
Did you find what you needed?
 

Welcome to massmind.org!

 

Welcome to techref.massmind.org!

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

  .